


SYNC MASTER=K87 MLB

SYNC DATE=02/26/2010

System Block Diagram

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8407

REVISION

A.0.0

PAGE

2 OF 109

SHEET

2 OF 76

WWW.AliSaler.Com

[illegible]

8	7	6	5	4	3	2	1
<div>Revision History</div> <div>NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.</div> <div> <div>10/1/2009 INITIAL RELEASE 0.1</div> <div> ALL PAGES SYNCED FROM K84 REPLACED K84 MCO AND CPU PAGES WITH K6 PAGES UPDATED SCHEMATIC AND CPU PART NUMBER INFO </div> </div> <div> <div>2009-12-03: Proto 0 release 1.0.0</div> <div> <div>2009-12-04: 1.1.0</div> <div> csa 2: Updated CPU block text to include CPU description for both K86 and K87 csa 3: Updated text note to include K86 in title csa 4: Added BOM entry under Module Parts table to include CULV processor (337S3779) to minimize delta on this page between K86 and K87 per Diana </div> </div> <div> <div>2009-12-07: 1.2.0</div> <div> csa 74: Component value changes per Leo (Interail): R7417 from 5.36k to 5.34k 1% (114S0296) C7434 from 0.12uF to 0.022uF 10% (132S0102) Implemented different stuffing options for 1-phase vs 2-phase: Added IMPV6:2PHASE to the following components: R7417, C7428, R7406, R7414, C7414, C7413 Added BOM table to insert the following APNs for IMPV6:1PHASE: R7417 = 114S0296 C7428 = 0.022uF 10% (132S0102) R7406 = 1.585K 1% (114S0106) R7414 = 255 1% (114S0160) C7414 = 470pF 10% (132S4720) R7414 = 97.5K 1% (114S0410) C7414 = 1000pF 10% (132S0045) C7413 = 100pF 5% (131S0277) Updated table to add new values for lphase (PWM freq., Max current, Load line) STILL NEED TO UPDATE VALUE OF C7428! </div> </div> <div> <div>2009-12-08: 1.3.0</div> <div> csa 45: Added passive deemphasis to SATA HDD D2R lines: Added R4585, R4586 (51.1 ohm, 1% (114S0093)) and OMITTED Added C4585, C4586 (10pF, 5%, 131S0029) and NOSTUFFED Added BOM table to stuff 0-ohms until we get go-ahead for filter </div> </div> <div> <div>2009-12-08: 1.4.0</div> <div> csa 8: Deleted net properties for the following nets: =PP3V3_S0_CPUVTTIONS =PP5V_S0_HDD =PP5V_MCPREG =PP1V05_S0_MCP_AVDD_UF =PP3V3_S0_MEM_B =PP3V3_S0_PWRCTL =PP3V3_S0_DPCONN csa 34: Deleted net properties for =PP3V3_S3_WLAN csa 74: Changed C7434 from NOSTUFF to R7413 per Interail Changed C7428 from 0.47uF to 0.33uF (132S0101) per Interail Changed component color to Green Cosmetic cleanup Deleted net properties for =PP5V_S3_CAMERA csa 98: Deleted net properties for =PPBUS_S0_LCDBKLT csa 108: Added NET_PHYSICAL property to SATA_HDD_D2R_FILT_P and _N </div> </div> <div> <div>2009-12-09: 1.5.0</div> <div> multiple: Added parentheses for SYNC_DATE property on all pages that have broken sync csa 4: Deleted entry in Module Parts table for R6612, R6617, R6630, R6633 since they were removed when we switched from piezo to dynamic speakers csa 69: Changed J6955 symbol to K87 Hall effect assembly (339S0114) </div> </div> <div> <div>2009-12-10: 1.6.0</div> <div> csa 69: Added OMIT to J6955, BOM table to stuff K84 Hall effect connector </div> </div> <div> <div>2009-12-11: 1.7.0</div> <div> csa 45: Added PLACEMENT NOTE for passive deemphasis circuit. csa 74: Changed 1PHASE BOM table to correctly call out 132S0080 (0.22uF) instead of 0.022uF </div> </div> <div> <div>2009-12-16: 1.8.0</div> <div> *** Resynced all synced pages and picked up the following (change notes from T27): csa 18: T27: Swapped USB_EXTB and USB_EXTD for NVN-612340 (pg. 18). <rdar://7416825> Ensure USB_EXTB is on ports 8-11 (NVN-612340) T27: Changed USB_RBIAS from 931-ohms to 887-ohms per DG vl.3 (pg. 18). <rdar://7459260> Design Guide vl.3 updates csa 20: T27: Added CKDE_WAIVE properties to dismiss false errors (pg. 20). <rdar://7458529> TASK: Waive false CheckPkg errors csa 29,31: T27: Added BOMPTIONs and APNs for Foxconn and Molex SO-DIMM connectors (pg. 29, 31). csa 54: Began syncing from T27 per <rdar://7424246> BOM: K87 needs omit on J3100 and J2900 from T27 T27: Added BOMPTIONs and APNs for Foxconn and Molex SO-DIMM connectors (pg. 29, 31). C5490 changed from CAP_A02-0.022uF, 10%, 16V, 0.022uF, 20%, 16V, 0.022uF T27: Added CKPLUS_WAIVE properties to dismiss false errors (pg. 54). T27: Added gain note for U502 and SMC_BATT_ISENSE (pg. 54). T27: Changed RC balance on BATT_ISENSE, same time constant (pg. 54). csa 57: Began syncing from T27 per <rdar://704029> > T27 schematic bom option for R5714 & R5030 to keep K87 in sync R5714 has BOMPTION LED_K6_K69, and we need to substitute a different part on csa 4 *** Made the following changes to follow T27 on the following unsynced pages: csa 25: T27: Removed R2575 & R2580 per DG vl.3 (pg. 25). per <rdar://7459260> Design Guide vl.3 updates csa 25: Other changes csa 4: Added BOM table to substitute in parts that have BOMPTION xxx:K6_K69 (to allow sync with T27) Added R5714 (114S0125) to table with BOMPTION LED_K6_K69 </div> </div> <div> <div>2009-12-17: 1.9.0</div> <div> csa 4: Added BOM table entry for MCP89-A02 per <rdar://7416858> > Task: Get part numbers for A02 rev. Changed K87_MCP BOM group to call out MCP89-A02 csa 34: Changed U3440 from AP02 part to AP016 (343S0511) per <rdar://7459498> BOM: APN updates for PFF1009 and SAK parts Changed R3454 to 100k, 1% (114S0411) to match T27 and K69 Updated DLY note for U3440 to match T27 Changed R3440 color to green, deleted WF text note about needing PU csa 72: Changed L7220 from 152S0693 to 152S0778 per <rdar://7347216> K69 L7260 combo footprint Alternates table on csa 4 already has 152S0778 as alternate to 152S0693 </div> </div> <div> <div>2009-12-22: 1.10.0</div> <div> csa 4: Per <rdar://problem/7473229> K86: Move to MCP83 Added BOM table entry for MCP83M (337S3876) This is for K86 ONLY. Adding entry to minimize delta on csa 4 between K87 and K86 BOMPTION is MCP83M Per <rdar://problem/7495072> K87: Call out LED_K86_K87 BOMPTION in the K87_MISC BOM group Added LED_K86_K87 BOMPTION to the K87_MISC BOM group Per <rdar://problem/7495116> K87: remove ON Semi alternate for Q2300 (376S0624) Removed table entry that says 376S0624 is an alternate for 376S0624 Per <rdar://problem/7495021> K86/K87: Replace "S" APNs with "T" APNs for programmed SMC and BR Changed BOMPTION_PROD to SUBASSY, BOM_PROD to SUBASSY, IC, SMC, K86/K87 Created SMC_PROD_K87 pointing to 341T0252 (SUBASSY, IC, SMC, K87) Created SMC_PROD_K86 pointing to 341T0250 (SUBASSY, IC, SMC, K86) Changed K87_PROD PARTS BOM group to point to SMC_PROD_K86 csa 69: Per <rdar://problem/7494087> K87: remove OMIT from J6955 and delete BOM table Deleted BOM table for Hall effect assembly Changed text note to say "HALL EFFECT ASSEMBLY" Deleted OMIT BOMPTION from J6955 Added text note with part numbers for components of the assembly Assembly APN: 339S0114 BOM: 639-0680 PCMH: 820-2801 MCO: 056-3515 Conn APN: 518S0788 csa 74: Cosmetic change, moved R7413, C7406 BOMPTION label so they don't look like wire name csa 78: Per <rdar://problem/7495000> K87: Add NOSTUFF to R7872 to disconnect U7870 from ALL_SYS_PWRGD Changed BOMPTION for R7872 from SUPGOOD_ISL to NOSTUFF </div> </div> <div> <div>2010-01-06: 1.11.0</div> <div> csa 7: Per <rdar://problem/7517432> K86/K87 functional net property needed on signals in schematics Added the following functional test points under the J5100 LPC+SPI_CONN_FUNC_TEST group LPCPLUS_GPIO LPC_BERRIQ SMC_TMS </div> </div> <div> <div>2010-01-07: 1.12.0</div> <div> csa 23: *** BROKE SYNC WITH T27 Per <rdar://problem/7519025> K86/K87: update all instances of 376S0786 schematic symbols Updated Q2355 and Q2356 with new schematic symbols Need to resync with T27 once the change has been made there csa 70: Per <rdar://problem/7519048> K86/K87: Change U7000 to 353S2929 Changed U7000 from 353S2392 to 353S2929 Updated APN text note </div> </div> <div> <div>2010-01-08: 2.0.0</div> <div> csa 45: Per <rdar://problem/7524364> K86/K87: change SATA HDD D2R passive EQ values Removed NOSTUFF from C4585, C4586 Removed OMIT from R4585, R4586 Deleted BOM table that stuffed the bypass option Changed R4585, R4586 to 114S0065 (27.4 ohm, 1%) Changed C4585, C4586 to 131S4713 (47pF, 5%) </div> </div> <div> <div>2010-01-13: 2.1.0</div> <div> csa 4: Per <rdar://problem/7540383> K86: Update CPU part number to 337S3792 Changed U1000 CPU:1.2GHZ BOMPTION from 337S3779 to 337S3792 </div> </div> <div> <div>2010-01-13: 2.2.0</div> <div> csa 4: Cosmetic: changed text sizes and alignment Per <rdar://problem/7540522> K86/K87: Production Debug Components Changed 08S-10P3 to call out K87_DEBUG_PVT instead of K87_DEBUG_ENG Changed K87_COMMON to call out K87_DEBUG_PVT instead of K87_DEBUG_ENG Diff from the two changes above: Toggled: VREFPMRGN:YES ==> VREFPMRGN:NO BMON:ENG ==> BMON:PROD BLKT:ENG ==&</div></div></div>							

8	7	6	5	4	3	2	1
Functional Test Points							
<div> <div> <div>FAN CONNECTORS FUNC_TEST</div> <div> <div> <div>PP5V S0</div> <div>7 8 62</div> </div> <div> <div>TRUE</div> <div>7 8 62</div> </div> </div> <div> <div>FAN RT PWM</div> <div>42</div> </div> <div> <div>TRUE</div> <div>42</div> </div> </div> <div> <div>FAN RT TACH</div> <div>42</div> </div> <div> <div>TRUE</div> <div>42</div> </div> <div>(NEED TO ADD 1 GND TP)</div> </div>							

MIC FUNC_TEST

BI MIC N

52 53 75

TRUE

52 53 75

BI MIC P

52 53 75

TRUE

52 53 75

BI MIC SHIELD

52 53

TRUE

52 53

SPEAKER FUNC_TEST

SPKRAMP L N OUT

51 52

TRUE

51 52

SPKRAMP L P OUT

51 52

TRUE

51 52

SPKRAMP R N OUT

51 52

TRUE

51 52

SPKRAMP R P OUT

51 52

TRUE

51 52

SPKRAMP SUB N OUT

51 52

TRUE

51 52

SPKRAMP SUB P OUT

51 52

TRUE

51 52

LVDS FUNC_TEST

PP3V3 S0 LCD DDC F

64

TRUE

64

PP3V3 SW LCD PANEL F

7 46 64 67 (NEED 2 TP)

TRUE

7 46 64 67 (NEED 2 TP)

PPVOUT S0 LCDBKLT

7 46 64 67 (NEED 2 TP)

TRUE

7 46 64 67 (NEED 2 TP)

LVDS IG DDC CLK

9 64

TRUE

9 64

LVDS IG DDC DATA

9 64

TRUE

9 64

LVDS IG A DATA N<0>

9 64 71

TRUE

9 64 71

LVDS IG A DATA P<0>

9 64 71

TRUE

9 64 71

LVDS IG A DATA N<1>

9 64 71

TRUE

9 64 71

LVDS IG A DATA P<1>

9 64 71

TRUE

9 64 71

LVDS IG A DATA N<2>

9 64 71

TRUE

9 64 71

LVDS IG A DATA P<2>

9 64 71

TRUE

9 64 71

LVDS IG A CLK F N

64 75

TRUE

64 75

LVDS IG A CLK F P

64 75

TRUE

64 75

LED RETURN 1

64 67

TRUE

64 67

LED RETURN 2

64 67

TRUE

64 67

LED RETURN 3

64 67

TRUE

64 67

LED RETURN 4

64 67

TRUE

64 67

LED RETURN 5

64 67

TRUE

64 67

LED RETURN 6

64 67

TRUE

64 67

PP5V S3 CAMERA F

7 64

TRUE

7 64

USB CAMERA CONN P

64 75

TRUE

64 75

USB CAMERA CONN N

64 75

TRUE

64 75

(NEED TO ADD 5 GND TP)

SATA ODD CONN FUNC_TEST

PP5V SW ODD

7 33 46 (NEED 4 TP)

TRUE

7 33 46 (NEED 4 TP)

SMC ODD DETECT

33 35

TRUE

33 35

SATA ODD D2R C P

33 71

TRUE

33 71

SATA ODD D2R C N

33 71

TRUE

33 71

SATA ODD R2D P

33 71

TRUE

33 71

SATA ODD R2D N

33 71

TRUE

33 71

(NEED TO ADD 4 GND TP)

SATA HDD/SIL FUNC_TEST

PP5V S0 HDD FLT

7 33 (NEED 4 TP)

TRUE

7 33 (NEED 4 TP)

SATA HDD R2D P

33 71

TRUE

33 71

SATA HDD R2D N

33 71

TRUE

33 71

SATA HDD D2R C P

33 71

TRUE

33 71

SATA HDD D2R C N

33 71

TRUE

33 71

SYS LED ANODE R

33

TRUE

33

(NEED TO ADD 4 GND TP)

BATT POWER CONN FUNC_TEST

PPVBAT G3H CONN

54 55 (NEED 3 TP)

TRUE

54 55 (NEED 3 TP)

SMBUS SMC BSA SCL

38 74

TRUE

38 74

SMBUS SMC BSA SDA

38 74

TRUE

38 74

SYS DETECT L

54

TRUE

54

(NEED TO ADD 3 GND TP)

HALL EFFECT CONNECTOR FUNC_TEST

PP3V42 G3H

7 8 (NEED 2 TP)

TRUE

7 8 (NEED 2 TP)

SMC LID R

54

TRUE

54

(NEED TO ADD 3 GND TP)

DC POWER CONN FUNC_TEST

PP18V5 DCIN FUSE (NEED 2 TP)

54

TRUE

54

ADAPTER SENSE

54

TRUE

54

(NEED TO ADD 2 GND TP)

X16 WIRELESS CONN FUNC_TEST

PP3V3 S3 BT F

30

TRUE

30

CONN PCIE MINI D2R P

9 30 75

TRUE

9 30 75

CONN PCIE MINI D2R N

9 30 75

TRUE

9 30 75

CONN PCIE MINI R2D P

9 30 75

TRUE


9 30 75


CONN PCIE MINI R2D N


9 30 75

TRUE

9 30 75




SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
Power Aliases			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8407		D
REVISION			
A.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		8 OF 109	
SHEET		8 OF 76	




SYNC MASTER=K87 MLB

SYNC DATE=02/26/2010

PAGE TITLE		
SIGNAL ALIAS		
 Apple Inc.	DRAWING NUMBER	051-8407
	REVISION	A.0.0
	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE	9 OF 109	
SHEET	9 OF 76	





SYNC MASTER=K83 MLB SYNC DATE=02/26/2010

CPU Power & Ground

Apple Inc.

051-8407

REVISION

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8407

REVISION

A.0.0


PAGE

11 OF 109

SHEET

11 OF 76

WWW.AliSaler.Com



D

C

B

A

D

C


B

A


Mini-XDP Connector


NOTE: This is not the standard XDP pinout.
USE WITH 920-0782 ADAPTER FLEX TO SUPPORT CPU, MCP DEBUGGING.


MCP89-SPECIFIC PINOUT



Direction of XDP module
Please avoid any obstructions
ON ODD-NUMBERED SIDE OF J1300

SYNC MASTER=K87 MLB		SYNC DATE=12/09/2009	
PAGE TITLE			
eXtended Debug Port (MiniXDP)			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	13 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	13 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





D

C

B


A

D

C

B


A



PE0 ports are Gen2-capable. 4 RCs: 4x, x2, x1, x1
PE1 ports are Gen1-only. 2 RCs: x1, x1

If PE0[3:0] are not used,
+VIO_PE_AVDD0 and +VIO_PE_DVDD0 can be GND

If PE0[4:5] and PE1[0:1] are not used,
+VIO_PE_AVDD1 and +VIO_PE_DVDD1 can be GND



Current numbers from MCP89 A01 Bring-Up Support document (MCP89_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K87 MLB

SYNC DATE=02/26/2010

MCP SATA, USB & Ethernet

Apple Inc.

051-8407

A.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

18 OF 109


18 OF 76







DO NOT SYNC FROM T27. DECOUPLING CAP VALUES CHANGED.


Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.

SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
MCP Standard Decoupling			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	25 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.


SYNC_MASTER=K87_MLB		SYNC_DATE=02/26/2010	
PAGE TITLE			
MCP Graphics Support			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 109
		SHEET	24 OF 76



RTC Crystal




MCP 25MHz Crystal






Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)



MCP S0 PWRGD & CPU_VLD



System Reset Circuit



PAGE TITLE		PAGE NUMBER	
SB Misc		051-8407	
Apple Inc.		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		28 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		25 OF 76	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

DO NOT SYNC WITH T27. REMOVED PCIE RESET SIGNALS +CAESAR XTAL

Page Notes

Power aliases required by this page:

- =PPLVDDR_S3_MEM_A
- =PPDDRVTT_S0_MEM_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA


BOM options provided by this page:


(NONE)

NOTE: J3100 is OMITted on this page.

Proper APN(s) required elsewhere.

DDR3 Plane Stitching Caps (Space evenly across plane split)



SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	29 OF 109
SHEET		26 OF 76	

Page Notes

Power aliases required by this page:

- =PPLVDDR_S3_MEM_B
- =PPDDRVTT_S0_MEM_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA


BOM options provided by this page:


(NONE)

NOTE: J3100 is OMITted on this page.


Proper APN(s) required elsewhere.


DDR3 Plane Stitching Caps (Space evenly across plane split)



SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
 Apple Inc.		DRAWING NUMBER	051-8407
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	31 OF 109
		SHEET	27 OF 76

[illegible]






AIRPORT


BLUETOOTH

3V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.727 A (EDP)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
101S0245	1	RES,00HM,5%,1/4W,MF-LF,1206	R3452		SENS_R:PROD


SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
X16 WIRELESS CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8407
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	A.0.0
		BRANCH	
		PAGE	34 OF 109
		SHEET	30 OF 76



- COPY THIS PAGE FROM K36 CSA.39

ENET_MDI_x<1> pinswapped for layout

ETHERNET CONNECTOR



Transformers should be mirrored on opposite sides of the board

D3900.1: PLACE_NEAR=T3901.6:4 MM
D3900.5: PLACE_NEAR=T3902.2:4 MM
D3901.1: PLACE_NEAR=T3902.6:4 MM
D3901.5: PLACE_NEAR=T3901.2:4 MM

ENET_BOB_SMITH_CAP
MIN_LINE_WIDTH=0.6MM
MIN_NECK_WIDTH=0.25MM
CRITICAL
C3910
1000PF
10V
X5R
1206

DO NOT SYNC FROM K6, WITH K84'S CONNECTOR

SYNC MASTER=K87 MLB SYNC DATE=02/26/2010

ETHERNET CONNECTOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8407


REVISION
A.0.0

BRANCH

PAGE
39 OF 109

SHEET
32 OF 76

WWW.AliSaler.Com



Header and footer information including drawing number 051-8407, revision A.0.0, and a notice of proprietary property from Apple Inc.

D

C

B

A

D

C



B

A


POR IS METAL USB CONNECTOR PARTS

Port Power Switch

USB PORT A (FRONT PORT)





USB/SMC Debug Mux



USB PORT B (BACK PORT)

DO NOT SYNC WITH K84. UPDATED PLACE NEAR NOTES
UPDATED SMC_DEBUG BOMOPTION, STUFFED C4690

SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
External USB Connectors			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D



B





1






FL
 AVE

A horizontal number line with two tick marks. The tick mark on the left is labeled '5' and the tick mark on the right is labeled '4'.



















SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
K87 SMBus Connections			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8407		D
	REVISION		
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		52 OF 109	
SHEET		38 OF 76	




PBUS Voltage Sense Enable & Filter




SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
Voltage Sensing			
		DRAWING NUMBER	051-8407
Apple Inc.		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT		PAGE	53 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	39 OF 76
IV ALL RIGHTS RESERVED			





CPU PROXIMITY/HDD FLEX AREA/FINSTACK THERMAL SENSOR




MCP DIE/CPU DIE/MCP PROXIMITY THERMAL SENSOR




SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
Thermal Sensors		DRAWING NUMBER	
 Apple Inc.		051-8407	SIZE
			D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	55 OF 109
		SHEET	41 OF 76




SYNC_MASTER=K87_MLB		SYNC_DATE=02/26/2010	
PAGE TITLE			
Fan Connector			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 109
		SHEET	42 OF 76

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



PLACE THESE COMPONENTS CLOSE TO J5800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
		800A		0.204 V	16.32E-6 W
3V3 LDO	VDD	60mA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60mA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8mA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14mA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4mA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


```

44 8  =PP3V3 S3 TPAD
44 8  =PP3V42 G3H TPAD
44 7  WS KBD1
44 7  WS KBD2
44 7  WS KBD3
44 7  WS KBD4
44 7  WS KBD5
44 7  WS KBD6
44 7  WS KBD7
44 7  WS KBD8
44 7  WS KBD9
44 7  WS KBD10
44 7  WS KBD11
44 7  WS KBD12
44 7  WS KBD13
44 7  WS KBD14
44 7  WS KBD15 CAP
44 7  WS KBD16 NUM
44 7  WS KBD17
44 7  WS KBD18
44 7  WS KBD19
44 7  WS KBD20
44 7  WS KBD21
44 7  WS KBD22
44 7  WS KBD23
44 7  WS KBD ONOFF L
44 7  WS LEFT SHIFT KBD
44 7  WS LEFT OPTION KBD
44 7  WS CONTROL KBD

```


Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSOC power to isolate when PSOC is not powered.




SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
WELLSPRING 1			
	Apple Inc.		DRAWING NUMBER
			051-8407
			SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
		A.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		57 OF 109	
		SHEET	
		43 OF 76	

BOOSTER +18.5VDC FOR SENSORS


BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED




IPD Flex Connector




DO NOT SYNC FROM T27. REMOVED KEYBOARD BKLIGHT CIRCUIT


SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
WELLSPRING 2			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	58 OF 109
		SHEET	44 OF 76











MCP89 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1
NOTE: 42 & 62 MHz use FAST_READ command.		




SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




CS4206 HP OUTPUT Zobel Network



MAX9724 GAIN/FILTER COMPONENTS
AV_PB = -1V/V, FC_LPF = 35.2KHZ




SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	65 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	50 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SATELLITE 796Hz < HPF FC < 936Hz
SUB 80 Hz < HPF FC < 94 Hz
GAIN 6DB (2V/V)
SPRK AMP. INPUT REFERRED CLIP POINT = ~-6dBFS


ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

51 8 =PP5V_S3_AUDIO_AMP




ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

51 8 =PP5V_S3_AUDIO_AMP





51 8 =PP5V_S3_AUDIO_AMP

ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM



SYNC MASTER=K87 MLB SYNC DATE=02/26/2010

AUDIO0: SPEAKER AMP		
 Apple Inc.	DRAWING NUMBER	051-8407
	REVISION	A.0.0
	BRANCH	
	PAGE	66 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 51 OF 76



SYNC MASTER=K87 MLB SYNC DATE=02/26/2010

Apple Inc.

DRAWING NUMBER

051-8407

REVISION

A.0.0

BRANCH

PAGE


68 OF 109

SHEET

53 OF 76

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



MagSafe DC Power Jack

1-Wire OverVoltage Protection

3.425V "G3Hot" Supply

HALL EFFECT ASSEMBLY

BATTERY CONNECTOR

PAGE TITLE		PAGE TITLE	
DC-In & Battery Connectors		DC-In & Battery Connectors	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	


DO NOT SYNC WITH K84. R6900,C6960,SIGNAL NAMES CHANGED. HALL EFFECT CONNECTOR CHANGED.



5V_S3 / 3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$




MAX CURRENT = 13.3A
PWM FREQ. = 300 KHZ

PWM FREQ. = 375 KHZ
MAX CURRENT = 9.1A

NOTE: DONT SYNC THIS PAGE FROM T27

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.

SYNC MASTER=K87.MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
5V/3.3V SUPPLY			
 Apple Inc.		DRAWING NUMBER	051-8407
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	72 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D




B

A

WWW.AliSaler.Com

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




A	114S0307	1	RES.MTL FILM,1/16W,8.25K,1.0402,SMD,LF	R7417	IMVP6:1PHASE
	114S0336	1	RES.MTL FILM,1/16W, 16.9K, 1.0402,SM,LF	R7416	IMVP6:1PHASE
	132S0080	1	CAP,CER.,.22UF,20.6.3V,XSR,0402	C7428	IMVP6:1PHASE
	114S0236	1	RES.MTL FILM,1/16W,1.58K,1.0402,SMD,LF	R7409	IMVP6:1PHASE
	114S0160	1	RES.MTL FILM,1/16W,255 OHM,1.0402,SMD,LF	R7411	IMVP6:1PHASE
	132S4720	1	CAP CER 470PF,+/-10%,50V,0402,SMD	C7406	IMVP6:1PHASE
	114S0410	1	RES.MTL FILM,1/16W,97.6K,1.0402,SMD,LF	R7414	IMVP6:1PHASE
	132S0045	1	CAP,CER,1000PF,50V,10%,X7R,0402,SMD	C7414	IMVP6:1PHASE
131S1027	1	CAP,CER,100PF,5%,50V,CC0402	C7413	IMVP6:1PHASE	


		MIN_LINE_WIDTH	MIN_NECK_WIDTH
58	IMVP6_VDIFF	0.25 MM	0.20 MM
58	IMVP6_FB2	0.25 MM	0.20 MM
58	IMVP6_FB	0.25 MM	0.20 MM
58	IMVP6_COMP	0.25 MM	0.20 MM
58	IMVP6_VW	0.25 MM	0.25 MM
69	IMVP6_VSEN_P	0.25 MM	0.25 MM
69	IMVP6_VSEN_N	0.25 MM	0.25 MM


	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE1	1.5 MM	0.25 MM
IMVP6_BOOT1	0.25 MM	0.25 MM
IMVP6_UGATE1	1.5 MM	0.25 MM
IMVP6_LGATE1	1.5 MM	0.25 MM
IMVP6_ISEN1	0.25 MM	0.25 MM
	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_PHASE2	1.5 MM	0.25 MM
IMVP6_BOOT2	0.25 MM	0.25 MM
IMVP6_UGATE2	0.25 MM	0.25 MM
IMVP6_LGATE2	0.25 MM	0.25 MM
IMVP6_ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIA5	0.25 MM	0.20 MM

PAGE TITLE		DRAWING NUMBER		SIZE	
IMVP6 CPU VCore Regulator		051-8407		D	
 Apple Inc.		REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE FORSOWNER AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/L TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/IV AL RIGHTS RESERVED		PAGE		74 OF 109	
		SHEET		58 OF 76	

CPUVTT POWER SUPPLY



SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
CPU VTT(1.05V)		SUPPLY	
		DRAWING NUMBER	051-8407
Apple Inc.		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


D

C


B

A


1.05V ENET Switcher




1.8V S0 Switcher




1.05V S0 MCP PLL LDO




MCP 0.9V S5 (AUXC) Switcher



K6 NOTES : C7710 AND C7750 HAS BYPASS PROPERTY, SHOULD BE ADDED INCASE THIS PAGE IS SYNC'ED FROM T27

SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
Misc Power Supplies			
	Apple Inc.	DRAWING NUMBER	051-8407
		SIZE	D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


S5 Rail Enables & PGOOD




Power Control Signals

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

ISL6259 Frequency Select




S3 Rail Enables



WLAN Enable Generation


```
"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
```

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




S0 Rail PGOOD Circuitry


S0 Rail PGOOD (ISL Version)




ENET Rail Enables



S0 Rail PGOOD (BJT Version)



S0 Rail Enables




VTT Rail Enable

VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).

Unused PGOOD signal





3.3V S3 FET	
MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.811 A (EDP)

1.5V S0 FET	
MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.795 A (EDP)

3.3V S0 FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.240 A (EDP)

3.3V ENET FET	
CRITICAL Q7960 NTR4101P SOT-23-HF	
@ 2.5V Vgs:	
Rds(on)	= 90mOhm max
I(max)	= 1.7A (85C)

0.9V ENET FET

Q7990	
MOSFET	SI2312BDS
Type	N-Channel
Rds(on)	37 mOhm @2.5V
ID(max)	3.25 A @85C
Loading	0.140 A (EDP)

5.0V LT S0 FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 MOHM @4.5V
LOADING	1.569 A (EDP)

SYNC MASTER=K87 MLB

SYNC DATE=02/26/2010

POWER FETS

Apple Inc.

051-8407

A.0.0

79 OF 109

63 OF 76

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED


DO NOT SYNC FROM K84. ADDED ENET CIRCUITS, REMOVED 1V05 ENET CIRCUIT

D
C
B
A

D
C
B
A



SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
LVDS CONNECTOR		DRAWING NUMBER	
 Apple Inc.		051-8407	
		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		90 OF 109	
		SHEET	
		64 OF 76	




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0859	2	XSTR,PT,N-CH,DUAL,SOT-563	Q9300,Q9302	CRITICAL	

SYNC MASTER=K87_MLB

SYNC DATE=02/26/2010

PAGE TITLE

DISPLAYPORT SUPPORT

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8407

REVISION

A.0.0

BRANCH

PAGE

93 OF 109

SHEET

65 OF 76

D

C

B


A


D

C

B

A



SYNC MASTER=K87.MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-8407
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	94 OF 109
SHEET		66 OF 76	

D

C

B


A

D

C

B

A




MCP79 HAD INTERNAL 10K PULL-UP FOR THESE SIGNALS
MCP89 DRIVES THEM LOW

SYNC MASTER=K87 MLB

SYNC DATE=02/26/2010

LCD Backlight Support

 Apple Inc.

DRAWING NUMBER

051-8407

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

A.0.0

BRANCH

PAGE

98 OF 109

SHEET

68 OF 76

D

B

A

WWW.AliSaler.Com

A

B

A

B

A

D

C

B

B

A

B

A

D

CB

A

D

CB

A

D

CA

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20OTHER
MEM_CTRL	*	*	MEM_20OTHER
MEM_CMD	*	*	MEM_20OTHER
MEM_DATA	*	*	MEM_20OTHER
MEM_DQS	*	*	MEM_20OTHER

Need to support MEM_*-style wildcards!

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching shoulw be within 360 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

CMD/CTRL signals should be matched within 150 ps.

All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>	15 26
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>	15 26
MEM_A_CKE	MEM_40S	MEM_CTRL	MEM A CKE<3..0>	15 21 26
MEM_A_CNTL	MEM_40S	MEM_CTRL	MEM A CS L<3..0>	15 26
MEM_A_CNTL	MEM_40S	MEM_CTRL	MEM A ODT<3..0>	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	15 26
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 28
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>	15 27
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>	15 27
MEM_B_CKE	MEM_40S	MEM_CTRL	MEM B CKE<3..0>	15 21 27
MEM_B_CNTL	MEM_40S	MEM_CTRL	MEM B CS L<3..0>	15 27
MEM_B_CNTL	MEM_40S	MEM_CTRL	MEM B ODT<3..0>	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	15 27
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DOS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	15
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	15

8

7

6

5

4

3

2

1

Memory Constraints

Apple Inc.

051-8407

A.0.0

101 OF 109

70 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

WWW.AliSaler.Com

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	20 MIL	?
CRT_2CRT	*	15 MIL	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	=4x_DIELECTRIC	?
MCP_DAC_COMP	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT

CRT signal single-ended impedance varies by location:
- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).
R/G/B signals should be matched as close as possible and < 10 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.
NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max trace length: LVDS 10 inches, DP 8.5 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3x_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	TOP,BOTTOM	=4x_DIELECTRIC	?

SATA intra-pair matching should be 1 ps.
Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.6

MCP89 Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	PCIE_90D	PCIE	PEG R2D P<15..0>
	PCIE_90D	PCIE	PEG R2D N<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0>
	PCIE_90D	PCIE	PEG R2D C N<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>
	PCIE_90D	PCIE	PEG D2R N<15..0>
	PCIE_90D	PCIE	PEG D2R C P<15..0>
	PCIE_90D	PCIE	PEG D2R C N<15..0>
	PCIE_90D	PCIE	PCIE AP R2D P
	PCIE_90D	PCIE	PCIE AP R2D N
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D C P
	PCIE_90D	PCIE	PCIE AP R2D C N
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE AP D2R P
	PCIE_90D	PCIE	PCIE AP D2R N
	PCIE_90D	PCIE	PCIE ENET R2D P
	PCIE_90D	PCIE	PCIE ENET R2D N
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D C P
	PCIE_90D	PCIE	PCIE ENET R2D C N
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R P
	PCIE_90D	PCIE	PCIE ENET D2R N
	PCIE_90D	PCIE	PCIE ENET D2R C P
	PCIE_90D	PCIE	PCIE ENET D2R C N
	PCIE_90D	PCIE	PCIE FW R2D P
	PCIE_90D	PCIE	PCIE FW R2D N
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P
	PCIE_90D	PCIE	PCIE FW R2D C N
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P
	PCIE_90D	PCIE	PCIE FW D2R N
	PCIE_90D	PCIE	PCIE FW D2R C P
	PCIE_90D	PCIE	PCIE FW D2R C N
MCP_PE0_BECLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N
MCP_PE1_BECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP N
MCP_PE2_BECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N
MCP_PE3_BECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N
MCP_PEX_CLK_COMP	MCP_PEX_COMP		MCP_PEX0_TERM
CRT_RED	CRT_50S	CRT	CRT IG R C PR
CRT_GREEN	CRT_50S	CRT	CRT IG G Y Y
CRT_BLUE	CRT_50S	CRT	CRT IG B COMP PB
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC
MCP_DAC_RSET		MCP_DAC_COMP	MCP_TV_DAC_RSET
MCP_DAC_VREF		MCP_DAC_COMP	MCP_TV_DAC_VREF
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC P
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC N
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD P<5..0>
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD N<5..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML P<3..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML N<3..0>
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH P
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH N
MCP_TMDS0_RSET	MCP_DV_COMP		MCP_TMDS0_RSET
MCP_TMDS0_VPROBE			MCP_TMDS0_VPROBE
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA P<3>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA N<3>
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK P
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK N
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA P<3>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA N<3>
MCP_IFPAB_RSET	MCP_DV_COMP		MCP_IFPAB_RSET
MCP_IFPAB_VPROBE			MCP_IFPAB_VPROBE
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P
	SATA_90D	SATA	SATA HDD R2D C N
	SATA_90D	SATA	SATA HDD R2D P
	SATA_90D	SATA	SATA HDD R2D N
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P
	SATA_90D	SATA	SATA HDD D2R N
	SATA_90D	SATA	SATA HDD D2R C P
	SATA_90D	SATA	SATA HDD D2R C N
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P
	SATA_90D	SATA	SATA ODD R2D C N
	SATA_90D	SATA	SATA ODD R2D P
	SATA_90D	SATA	SATA ODD R2D N
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P
	SATA_90D	SATA	SATA ODD D2R N
	SATA_90D	SATA	SATA ODD D2R C P
	SATA_90D	SATA	SATA ODD D2R C N
MCP_SATA_TERM		SATA_TERM	MCP_SATA_TERM

SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
MCP Constraints 1			
 Apple Inc.	DRAWING NUMBER	051-8407	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	102 OF 109
		SHEET	71 OF 76

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MIL_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MIL_555	*	=55_OHM_SR	=55_OHM_SR	=55_OHM_SR	=55_OHM_SR	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?


























SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4


88E1116R (Ethernet PHY) Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_10G0	*	<100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		PHYICAL	SET_TYPE	SEATING	
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	18
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	18
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R	9
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1	31
	ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET INTR L	
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO	18 31
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC	9 31
	ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET PWRDWN L	
		ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R	31
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK	31
		ENET_MII_55S	ENET_MII	ENET RXD R<3..0>	31
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET RXD<0>	31
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1>	18 31
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX CTRL	18 31
		ENET_MII_55S	ENET_MII	ENET RXCTL R	31
		ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK R	31
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK	9 31
	ENET_TXD0	ENET_MII_55S	ENET_MII	ENET TXD<0>	9 31
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<3..1>	9 31
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX CTRL	9 31
		ENET_MII_55S	ENET_MII	ENET RESET L	9 31
	ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	31 32
		ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	31 32
		ENET_MDI_100D	ENET_MDI	ENET MDI TRAN P<3..0>	31 32
		ENET_MDI_100D	ENET_MDI	ENET MDI TRAN N<3..0>	32

SYNC MASTER=K87 MLB		SYNC DATE=02/26/2010	
PAGE TITLE			
Ethernet Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8407	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

D

C

C

B

B

A

A

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PWR_P2MM
MEM_CMD	MEM_POWER	*	PWR_P2MM
MEM_CTRL	MEM_POWER	*	PWR_P2MM
MEM_DATA	MEM_POWER	*	PWR_P2MM
MEM_DQS	MEM_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIAS OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
(PCIE_AP)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP CONN P	
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP CONN N	
(USB_EXTN)	USB_90D	USB	USB_EXTN MIXED P	24 72
(USB_EXTN)	USB_90D	USB	USB_EXTN MIXED N	34 72
(USB_EXTN)	USB_90D	USB	USB LT1 P	
(USB_EXTN)	USB_90D	USB	USB LT1 N	
(USB_TPAD)	USB_90D	USB	USB_TPAD R P	43
(USB_TPAD)	USB_90D	USB	USB_TPAD R N	43
(USB_CAMERA)	USB_90D	USB	USB_CAMERA CONN P	7 64
(USB_CAMERA)	USB_90D	USB	USB_CAMERA CONN N	7 64
	USB_90D	USB	USB LT2 P	
	USB_90D	USB	USB LT2 N	
	ENET_MDI_100D	ENETCONN	ENETCONN P<3..0>	
	ENET_MDI_100D	ENETCONN	ENETCONN N<3..0>	
	SATA_90D	SATA	SATA_ODD_R2D_UF_P	33
	SATA_90D	SATA	SATA_ODD_R2D_UF_N	33
	SATA_90D	SATA	SATA_ODD_D2R_UF_P	33
	SATA_90D	SATA	SATA_ODD_D2R_UF_N	33
	SATA_90D	SATA	SATA_HDD_D2R_FILT_P	33
	SATA_90D	SATA	SATA_HDD_D2R_FILT_N	33
	SATA_90D	SATA	SATA_HDD_D2R_UF_P	33
	SATA_90D	SATA	SATA_HDD_D2R_UF_N	33
	SATA_90D	SATA	SATA_HDD_R2D_UF_P	33
	SATA_90D	SATA	SATA_HDD_R2D_UF_N	33
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_IN_P	
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_IN_N	
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_IN_P	
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_IN_N	
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_OUT_P	
	SATA_90D	SATA	SATA_HDD_D2R_RDRV_OUT_N	
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_OUT_P	
	SATA_90D	SATA	SATA_HDD_R2D_RDRV_OUT_N	
	SATA_90D	SATA	SATA_HDD_D2R_NORDRV_P	
	SATA_90D	SATA	SATA_HDD_D2R_NORDRV_N	
	SATA_90D	SATA	SATA_HDD_R2D_NORDRV_P	
	SATA_90D	SATA	SATA_HDD_R2D_NORDRV_N	
PCIE_AP_D2R	PCIE_90D	PCIE	CONN_PCIE_MINI_D2R_P	7 9 30
	PCIE_90D	PCIE	CONN_PCIE_MINI_D2R_N	7 9 30
PCIE_AP_R2D	PCIE_90D	PCIE	CONN_PCIE_MINI_R2D_P	7 9 30
	PCIE_90D	PCIE	CONN_PCIE_MINI_R2D_N	7 9 30
USB_BT	USB_90D	USB	CONN_USB2_BT_P	7 30
	USB_90D	USB	CONN_USB2_BT_N	
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_P	7 64
	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_N	7 64
MCP_F01_REFCLK	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_P	7 30
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_N	7 30
USB_EXTN	USB_90D	USB	CONN_USB_EXTN_P	34
	USB_90D	USB	CONN_USB_EXTN_N	34
USB_EXTR	USB_90D	USB	CONN_USB_EXTP_P	34
	USB_90D	USB	CONN_USB_EXTP_N	34











Power Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	CPU1THMSNS_D2	THERM 1T01 55S	THERM	CPUTHMSNS D1 P	41
		THERM 1T01 55S	THERM	CPUTHMSNS D1 N	41
SR0	CPU1THMSNS_D2	THERM 1T01 55S	THERM	CPUTHMSNS D2 P	41
SR0		THERM 1T01 55S	THERM	CPUTHMSNS D2 N	41
	CPU1_THERMD	THERM 1T01 55S	THERM	CPU1_THERMD P	10 41
		THERM 1T01 55S	THERM	CPU1_THERMD N	10
	MCPTHMSNS_D2	THERM 1T01 55S	THERM	MCPTHMSNS D2 P	
		THERM 1T01 55S	THERM	MCPTHMSNS D2 N	
	MCP_THMDIODE	THERM 1T01 55S	THERM	MCP_THMDIODE P	19 41
		THERM 1T01 55S	THERM	MCP_THMDIODE N	19 41
	SENSE_DIFFPAIR	SENSE 1T01 55S	SENSE	ISNS 1V5 S3 P	
		SENSE 1T01 55S	SENSE	ISNS 1V5 S3 N	
		SENSE 1T01 55S	SENSE	ISNS 1V5 S3 R P	
		SENSE 1T01 55S	SENSE	ISNS 1V5 S3 R N	
	SENSE_DIFFPAIR	SENSE 1T01 55S	SENSE	ISNS AIRPORT P	30 46
		SENSE 1T01 55S	SENSE	ISNS AIRPORT N	30 46
		SENSE 1T01 55S	SENSE	ISNS AIRPORT R P	46
		SENSE 1T01 55S	SENSE	ISNS AIRPORT R N	46
	SENSE_DIFFPAIR	SENSE 1T01 55S	SENSE	ISNS HDD P	33 46
		SENSE 1T01 55S	SENSE	ISNS HDD N	33 46
		SENSE 1T01 55S	SENSE	ISNS HDD R P	46
		SENSE 1T01 55S	SENSE	ISNS HDD R N	46
	SENSE_DIFFPAIR	SENSE 1T01 55S	SENSE	ISNS LCDBKLT P	46 67
		SENSE 1T01 55S	SENSE	ISNS LCDBKLT N	46 67
		SENSE 1T01 55S	SENSE	ISNS LCDBKLT R P	
		SENSE 1T01 55S	SENSE	ISNS LCDBKLT R N	
	SENSE_DIFFPAIR	SENSE 1T01 55S	SENSE	ISNS ODD P	33 46
		SENSE 1T01 55S	SENSE	ISNS ODD N	33 46
		SENSE 1T01 55S	SENSE	ISNS ODD R P	46
		SENSE 1T01 55S	SENSE	ISNS ODD R N	46
	SENSE_DIFFPAIR	SENSE 1T01 55S	SENSE	ISNS CPUVTT P	40
		SENSE 1T01 55S	SENSE	ISNS CPUVTT N	40
	SENSE_DIFFPAIR	SENSE 1T01 55S	SENSE	MPCORES0 VSEN P	22 59
		SENSE 1T01 55S	SENSE	MPCORES0 VSEN N	22 59
			MEM_POWER	PP1V5R1V35 S3	7 8
			SB_POWER	PP3V3 S5	7 8 62
			SB_POWER	PP3V3 S0	7 8 62
			SR_POWER	PP1V5 S0	7 8 62
			GND	GND	

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DIEFFPAIR	AUDIO	AUD SPKRAMP L IN P
		DIEFFPAIR	AUDIO	AUD SPKRAMP L IN N
		DIEFFPAIR	AUDIO	AUD SPKRAMP SUBIN P
		DIEFFPAIR	AUDIO	AUD SPKRAMP SUBIN N
		DIEFFPAIR	AUDIO	AUD SPKRAMP R IN P
		DIEFFPAIR	AUDIO	AUD SPKRAMP R IN N
		DIEFFPAIR	AUDIO	SSM2315L P
		DIEFFPAIR	AUDIO	SSM2315L N
		DIEFFPAIR	AUDIO	SSM2315S P
		DIEFFPAIR	AUDIO	SSM2315S N
		DIEFFPAIR	AUDIO	SSM2315R P
		DIEFFPAIR	AUDIO	SSM2315R N
	SPK_OUT	DIEFFPAIR	AUDIO	SPKRCONN L OUT P
		DIEFFPAIR	AUDIO	SPKRCONN L OUT N
	SPK_OUT	DIEFFPAIR	AUDIO	SPKRCONN S OUT P
		DIEFFPAIR	AUDIO	SPKRCONN S OUT N
	SPK_OUT	DIEFFPAIR	AUDIO	SPKRCONN R OUT P
		DIEFFPAIR	AUDIO	SPKRCONN R OUT N
		DIEFFPAIR	AUDIO	BI MIC P
		DIEFFPAIR	AUDIO	BI MIC N
		DIEFFPAIR	AUDIO	HS MIC P
		DIEFFPAIR	AUDIO	HS MIC N

GRAPHICS NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	(DP_EXT_ML)	DP_90D	DISPLAYPORT	DP EXT ML P<3..0>	9 66
		DP_90D	DISPLAYPORT	DP EXT ML N<3..0>	9 66
		DP_90D	DISPLAYPORT	DP EXT ML C P<3..0>	66
		DP_90D	DISPLAYPORT	DP EXT ML C N<3..0>	66
		DP_90D	DISPLAYPORT	DP EXT ML F P<3..0>	66
		DP_90D	DISPLAYPORT	DP EXT ML F N<3..0>	66
	(DP_EXT_AUX_CH)	DP_90D	DISPLAYPORT	DP EXT AUX CH C P	9 66
		DP_90D	DISPLAYPORT	DP EXT AUX CH C N	9 66
		DP_90D	DISPLAYPORT	DP EXT DDC DATA	65
		DP_90D	DISPLAYPORT	DP EXT DDC CLK	65

SYNCH MASTER-K87 MLB		SYNCH DATE=02/26/2010	
PAGE TITLE			
K87 SPECIFIC CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8407	
		SIZE D	
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH PAGE 108 OF 109	
		SHEET 75 OF 76	

8	7	6	5	4	3	2	1
K87 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL, OZ, MM)	ALLEGRO VERSION
TOP, 10L2, 10L3, 10L4, 10L5, 10L6, 10L7, 10L8, 10L9, 10L10, 10L11, BOTTOM				BG_TYPE, BGA_P10M		MM	13.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	~50_OBM_SE	0.100MM	30 MM	0 MM	0 MM
STANDARD	*	Y	~DEFAULT	~DEFAULT	12.7 MM	~DEFAULT	~DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OBM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OBM_SE	*	Y	0.076 MM	0.076 MM	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OBM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM			
50_OBM_SE	*	Y	0.076 MM	0.076 MM	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OBM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM			
40_OBM_SE	*	Y	0.126 MM	0.100 MM	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OBM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OBM_SE	*	Y	0.222 MM	0.222 MM	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OBM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
70_OBM_DIFF	10L3, 10L4, 10L9, 10L10	Y	0.151 MM	0.100 MM	~STANDARD	0.224 MM	0.224 MM
70_OBM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OBM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
90_OBM_DIFF	10L3, 10L4, 10L9, 10L10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
90_OBM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OBM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
100_OBM_DIFF	10L3, 10L4, 10L9, 10L10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
100_OBM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1+1_DIFFPAIR	*	Y	~STANDARD	~STANDARD	~STANDARD	0.1 MM	0.1 MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING		WEIGHT			
DEFAULT	*	0.50 MM		?			
STANDARD	*	~DEFAULT		?			
BGA_P10M	*	~DEFAULT		?			
BGA_P20M	*	~DEFAULT		?			
BGA_P30M	*	~DEFAULT		?			
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING		WEIGHT			
1.5:1_SPACING	*	0.15 MM		?			
2:1_SPACING	*	0.2 MM		?			
2.5:1_SPACING	*	0.25 MM		?			
3:1_SPACING	*	0.3 MM		?			
4:1_SPACING	*	0.4 MM		?			
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING		WEIGHT			
1.5X_DIELECTRIC	TOP, BOTTOM	0.105 MM		?			
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM		?			
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM		?			
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM		?			
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM		?			
1.5X_DIELECTRIC	*	0.095 MM		?			
2X_DIELECTRIC	*	0.126 MM		?			
3X_DIELECTRIC	*	0.169 MM		?			
4X_DIELECTRIC	*	0.252 MM		?			
5X_DIELECTRIC	*	0.315 MM		?			
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE		SPACING_RULE_SET			
*	*	BGA_P10M		BGA_P10M			
MEM_CLK	*	BGA_P10M		BGA_P20M			
CLK_FSB	*	BGA_P10M		BGA_P20M			
CLK_LPC	*	BGA_P10M		BGA_P20M			
CLK_PCIE	*	BGA_P10M		BGA_P20M			
CLK_SLOW	*	BGA_P10M		BGA_P20M			
FSB_DSTB	FSB_DSTB	BGA_P10M		BGA_P30M			
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET					
MEM_400	BGA_P10M	STANDARD					
SYNC MASTER=K87_MLB SYNC DATE=12/03/2009							
K87 RULE DEFINITIONS							
DRAWING NUMBER				SIZE			
051-8407				D			
REVISION				A.0.0			
NOTICE OF PROPRIETARY PROPERTY:				BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				PAGE			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				109 OF 109			
II NOT TO REPRODUCE OR COPY IT				SHEET			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				76 OF 76			
IV ALL RIGHTS RESERVED							
8	7	6	5	4	3	2	1